The approach, described in a paper published in Nature, overcomes the Von Neumann bottleneck that occurs in classical computing architecture, where performance is limited by the speed with which data can move between memory and the central processing unit. The authors of the paper discuss an approach that eliminates digital-analogue conversions and the need to merge compute and memory, allowing them to bypass the Von Neumann bottleneck.